mirror of
https://github.com/RinCat/RTL88x2BU-Linux-Driver.git
synced 2024-11-10 09:12:50 +00:00
353 lines
11 KiB
C
353 lines
11 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2007 - 2017 Realtek Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
*****************************************************************************/
|
|
|
|
/* ************************************************************
|
|
* include files
|
|
* ************************************************************ */
|
|
#include "mp_precomp.h"
|
|
#include "phydm_precomp.h"
|
|
|
|
#ifdef CONFIG_DYNAMIC_RX_PATH
|
|
|
|
void
|
|
phydm_process_phy_status_for_dynamic_rx_path(
|
|
void *dm_void,
|
|
void *phy_info_void,
|
|
void *pkt_info_void
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct phydm_phyinfo_struct *phy_info = (struct phydm_phyinfo_struct *)phy_info_void;
|
|
struct phydm_perpkt_info_struct *pktinfo = (struct phydm_perpkt_info_struct *)pkt_info_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
}
|
|
|
|
void
|
|
phydm_drp_get_statistic(
|
|
void *dm_void
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
struct phydm_fa_struct *false_alm_cnt = (struct phydm_fa_struct *)phydm_get_structure(dm, PHYDM_FALSEALMCNT);
|
|
|
|
odm_false_alarm_counter_statistics(dm);
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[CCA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n",
|
|
false_alm_cnt->cnt_cck_cca, false_alm_cnt->cnt_ofdm_cca, false_alm_cnt->cnt_cca_all);
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[FA Cnt] {CCK, OFDM, Total} = {%d, %d, %d}\n",
|
|
false_alm_cnt->cnt_cck_fail, false_alm_cnt->cnt_ofdm_fail, false_alm_cnt->cnt_all);
|
|
}
|
|
|
|
void
|
|
phydm_dynamic_rx_path(
|
|
void *dm_void
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
u8 training_set_timmer_en;
|
|
u8 curr_drp_state;
|
|
u32 rx_ok_cal;
|
|
u32 RSSI = 0;
|
|
struct phydm_fa_struct *false_alm_cnt = (struct phydm_fa_struct *)phydm_get_structure(dm, PHYDM_FALSEALMCNT);
|
|
|
|
if (!(dm->support_ability & ODM_BB_DYNAMIC_RX_PATH)) {
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Return Init] Not Support Dynamic RX PAth\n");
|
|
return;
|
|
}
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "Current drp_state = ((%d))\n", p_dm_drp_table->drp_state);
|
|
|
|
curr_drp_state = p_dm_drp_table->drp_state;
|
|
|
|
if (p_dm_drp_table->drp_state == DRP_INIT_STATE) {
|
|
|
|
phydm_drp_get_statistic(dm);
|
|
|
|
if (false_alm_cnt->cnt_crc32_ok_all > 20) { /*Signal + Interference*/
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Stop DRP Training] cnt_crc32_ok_all = ((%d))\n", false_alm_cnt->cnt_crc32_ok_all);
|
|
p_dm_drp_table->drp_state = DRP_INIT_STATE;
|
|
training_set_timmer_en = false;
|
|
} else {/*Interference only*/
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Start DRP Training] cnt_crc32_ok_all = ((%d))\n", false_alm_cnt->cnt_crc32_ok_all);
|
|
p_dm_drp_table->drp_state = DRP_TRAINING_STATE_0;
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_AB;
|
|
training_set_timmer_en = true;
|
|
}
|
|
|
|
} else if (p_dm_drp_table->drp_state == DRP_TRAINING_STATE_0) {
|
|
|
|
phydm_drp_get_statistic(dm);
|
|
|
|
p_dm_drp_table->curr_cca_all_cnt_0 = false_alm_cnt->cnt_cca_all;
|
|
p_dm_drp_table->curr_fa_all_cnt_0 = false_alm_cnt->cnt_all;
|
|
|
|
p_dm_drp_table->drp_state = DRP_TRAINING_STATE_1;
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_B;
|
|
training_set_timmer_en = true;
|
|
|
|
} else if (p_dm_drp_table->drp_state == DRP_TRAINING_STATE_1) {
|
|
|
|
phydm_drp_get_statistic(dm);
|
|
|
|
p_dm_drp_table->curr_cca_all_cnt_1 = false_alm_cnt->cnt_cca_all;
|
|
p_dm_drp_table->curr_fa_all_cnt_1 = false_alm_cnt->cnt_all;
|
|
|
|
#if 1
|
|
p_dm_drp_table->drp_state = DRP_DECISION_STATE;
|
|
#else
|
|
|
|
if (*(dm->mp_mode)) {
|
|
rx_ok_cal = dm->phy_dbg_info.num_qry_phy_status_cck + dm->phy_dbg_info.num_qry_phy_status_ofdm;
|
|
RSSI = (rx_ok_cal != 0) ? dm->rx_pwdb_ave / rx_ok_cal : 0;
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "MP RSSI = ((%d))\n", RSSI);
|
|
}
|
|
|
|
if (RSSI > p_dm_drp_table->rssi_threshold)
|
|
|
|
p_dm_drp_table->drp_state = DRP_DECISION_STATE;
|
|
|
|
else {
|
|
|
|
p_dm_drp_table->drp_state = DRP_TRAINING_STATE_2;
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_A;
|
|
training_set_timmer_en = true;
|
|
}
|
|
#endif
|
|
} else if (p_dm_drp_table->drp_state == DRP_TRAINING_STATE_2) {
|
|
|
|
phydm_drp_get_statistic(dm);
|
|
|
|
p_dm_drp_table->curr_cca_all_cnt_2 = false_alm_cnt->cnt_cca_all;
|
|
p_dm_drp_table->curr_fa_all_cnt_2 = false_alm_cnt->cnt_all;
|
|
p_dm_drp_table->drp_state = DRP_DECISION_STATE;
|
|
}
|
|
|
|
if (p_dm_drp_table->drp_state == DRP_DECISION_STATE) {
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "Current drp_state = ((%d))\n", p_dm_drp_table->drp_state);
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[0] {CCA, FA} = {%d, %d}\n", p_dm_drp_table->curr_cca_all_cnt_0, p_dm_drp_table->curr_fa_all_cnt_0);
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[1] {CCA, FA} = {%d, %d}\n", p_dm_drp_table->curr_cca_all_cnt_1, p_dm_drp_table->curr_fa_all_cnt_1);
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[2] {CCA, FA} = {%d, %d}\n", p_dm_drp_table->curr_cca_all_cnt_2, p_dm_drp_table->curr_fa_all_cnt_2);
|
|
|
|
if (p_dm_drp_table->curr_fa_all_cnt_1 < p_dm_drp_table->curr_fa_all_cnt_0) {
|
|
|
|
if ((p_dm_drp_table->curr_fa_all_cnt_0 - p_dm_drp_table->curr_fa_all_cnt_1) > p_dm_drp_table->fa_diff_threshold)
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_B;
|
|
else
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_AB;
|
|
} else
|
|
p_dm_drp_table->curr_rx_path = BB_PATH_AB;
|
|
|
|
phydm_config_ofdm_rx_path(dm, p_dm_drp_table->curr_rx_path);
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Training Result] curr_rx_path = ((%s%s)),\n",
|
|
((p_dm_drp_table->curr_rx_path & BB_PATH_A) ? "A" : " "), ((p_dm_drp_table->curr_rx_path & BB_PATH_B) ? "B" : " "));
|
|
|
|
p_dm_drp_table->drp_state = DRP_INIT_STATE;
|
|
training_set_timmer_en = false;
|
|
}
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "DRP_state: ((%d)) -> ((%d))\n", curr_drp_state, p_dm_drp_table->drp_state);
|
|
|
|
if (training_set_timmer_en) {
|
|
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Training en] curr_rx_path = ((%s%s)), training_time = ((%d ms))\n",
|
|
((p_dm_drp_table->curr_rx_path & BB_PATH_A) ? "A" : " "), ((p_dm_drp_table->curr_rx_path & BB_PATH_B) ? "B" : " "), p_dm_drp_table->training_time);
|
|
|
|
phydm_config_ofdm_rx_path(dm, p_dm_drp_table->curr_rx_path);
|
|
odm_set_timer(dm, &(p_dm_drp_table->phydm_dynamic_rx_path_timer), p_dm_drp_table->training_time); /*ms*/
|
|
} else
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "DRP period end\n\n", curr_drp_state, p_dm_drp_table->drp_state);
|
|
|
|
}
|
|
|
|
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
|
|
void
|
|
phydm_dynamic_rx_path_callback(
|
|
struct phydm_timer_list *timer
|
|
)
|
|
{
|
|
void *adapter = (void *)timer->adapter;
|
|
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter));
|
|
struct dm_struct *dm = &(hal_data->DM_OutSrc);
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
|
|
#if DEV_BUS_TYPE == RT_PCI_INTERFACE
|
|
#if USE_WORKITEM
|
|
odm_schedule_work_item(&(p_dm_drp_table->phydm_dynamic_rx_path_workitem));
|
|
#else
|
|
{
|
|
/* dbg_print("phydm_dynamic_rx_path\n"); */
|
|
phydm_dynamic_rx_path(dm);
|
|
}
|
|
#endif
|
|
#else
|
|
odm_schedule_work_item(&(p_dm_drp_table->phydm_dynamic_rx_path_workitem));
|
|
#endif
|
|
}
|
|
|
|
void
|
|
phydm_dynamic_rx_path_workitem_callback(
|
|
void *context
|
|
)
|
|
{
|
|
void *adapter = (void *)context;
|
|
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)adapter));
|
|
struct dm_struct *dm = &(hal_data->DM_OutSrc);
|
|
|
|
/* dbg_print("phydm_dynamic_rx_path\n"); */
|
|
phydm_dynamic_rx_path(dm);
|
|
}
|
|
#else if (DM_ODM_SUPPORT_TYPE == ODM_CE)
|
|
|
|
void
|
|
phydm_dynamic_rx_path_callback(
|
|
void *function_context
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)function_context;
|
|
void *padapter = dm->adapter;
|
|
|
|
if (*(dm->is_net_closed) == true)
|
|
return;
|
|
|
|
#if 0 /* Can't do I/O in timer callback*/
|
|
odm_s0s1_sw_ant_div(dm, SWAW_STEP_DETERMINE);
|
|
#else
|
|
/*rtw_run_in_thread_cmd(padapter, odm_sw_antdiv_workitem_callback, padapter);*/
|
|
#endif
|
|
}
|
|
|
|
#endif
|
|
|
|
void
|
|
phydm_dynamic_rx_path_timers(
|
|
void *dm_void,
|
|
u8 state
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
|
|
if (state == INIT_DRP_TIMMER) {
|
|
|
|
odm_initialize_timer(dm, &(p_dm_drp_table->phydm_dynamic_rx_path_timer),
|
|
(void *)phydm_dynamic_rx_path_callback, NULL, "phydm_sw_antenna_switch_timer");
|
|
} else if (state == CANCEL_DRP_TIMMER)
|
|
|
|
odm_cancel_timer(dm, &(p_dm_drp_table->phydm_dynamic_rx_path_timer));
|
|
|
|
else if (state == RELEASE_DRP_TIMMER)
|
|
|
|
odm_release_timer(dm, &(p_dm_drp_table->phydm_dynamic_rx_path_timer));
|
|
|
|
}
|
|
|
|
void
|
|
phydm_dynamic_rx_path_init(
|
|
void *dm_void
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
boolean ret_value;
|
|
|
|
if (!(dm->support_ability & ODM_BB_DYNAMIC_RX_PATH)) {
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "[Return] Not Support Dynamic RX PAth\n");
|
|
return;
|
|
}
|
|
PHYDM_DBG(dm, DBG_DYN_RX_PATH, "phydm_dynamic_rx_path_init\n");
|
|
|
|
p_dm_drp_table->drp_state = DRP_INIT_STATE;
|
|
p_dm_drp_table->rssi_threshold = DRP_RSSI_TH;
|
|
p_dm_drp_table->fa_count_thresold = 50;
|
|
p_dm_drp_table->fa_diff_threshold = 50;
|
|
p_dm_drp_table->training_time = 100; /*ms*/
|
|
p_dm_drp_table->drp_skip_counter = 0;
|
|
p_dm_drp_table->drp_period = 0;
|
|
p_dm_drp_table->drp_init_finished = true;
|
|
|
|
ret_value = phydm_api_trx_mode(dm, (enum bb_path)BB_PATH_AB, (enum bb_path)BB_PATH_AB, true);
|
|
|
|
}
|
|
|
|
void
|
|
phydm_drp_debug(
|
|
void *dm_void,
|
|
u32 *const dm_value,
|
|
u32 *_used,
|
|
char *output,
|
|
u32 *_out_len
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
u32 used = *_used;
|
|
u32 out_len = *_out_len;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
|
|
switch (dm_value[0]) {
|
|
|
|
case DRP_TRAINING_TIME:
|
|
p_dm_drp_table->training_time = (u16)dm_value[1];
|
|
break;
|
|
case DRP_TRAINING_PERIOD:
|
|
p_dm_drp_table->drp_period = (u8)dm_value[1];
|
|
break;
|
|
case DRP_RSSI_THRESHOLD:
|
|
p_dm_drp_table->rssi_threshold = (u8)dm_value[1];
|
|
break;
|
|
case DRP_FA_THRESHOLD:
|
|
p_dm_drp_table->fa_count_thresold = dm_value[1];
|
|
break;
|
|
case DRP_FA_DIFF_THRESHOLD:
|
|
p_dm_drp_table->fa_diff_threshold = dm_value[1];
|
|
break;
|
|
default:
|
|
PDM_SNPF(out_len, used, output + used, out_len - used,
|
|
"[DRP] unknown command\n");
|
|
break;
|
|
}
|
|
|
|
*_used = used;
|
|
*_out_len = out_len;
|
|
}
|
|
|
|
void
|
|
phydm_dynamic_rx_path_caller(
|
|
void *dm_void
|
|
)
|
|
{
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
|
struct _DYNAMIC_RX_PATH_ *p_dm_drp_table = &(dm->dm_drp_table);
|
|
|
|
if (p_dm_drp_table->drp_skip_counter < p_dm_drp_table->drp_period)
|
|
p_dm_drp_table->drp_skip_counter++;
|
|
else
|
|
p_dm_drp_table->drp_skip_counter = 0;
|
|
|
|
if (p_dm_drp_table->drp_skip_counter != 0)
|
|
return;
|
|
|
|
if (p_dm_drp_table->drp_init_finished != true)
|
|
return;
|
|
|
|
phydm_dynamic_rx_path(dm);
|
|
|
|
}
|
|
#endif
|